

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:
Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No.: 09/932,330

Filed: August 17, 2001

For: SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A CHAIN
OF MULTI-ADAPTIVE PROCESSORS IN A DUAL IN-
LINE MEMORY MODULE FORMAT

Confirmation No. 4801

Art Unit: 2182

Examiner: Sorrell, Eron J.

Customer No. 25235

Docket No. SRC012

DECLARATION OF EVIDENCE UNDER 35 C.F.R. § 1.132


Mail Stop Appeal Brief - Patents
Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

In accordance with 37 C.F.R. § 1.116(e), the attached affidavit is submitted as evidence in support of resolving the pending rejections for U.S. Patent Application Serial No. 09/932,330. Upon assessment of the Examiner's arguments presented in his Final Office Action of April 20, 2006 and the Examiner's response to the Applicant's reply to the Final Office Action in the Advisory Action of July 5, 2006, the Applicants submit this third party evidence regarding technical aspects of the prior art cited against the Applicants. As this case has been submitted for review by the Board of Patent Appeals and Interferences, it is recognized by the Applicants that technical aspects of that disclosed in the reference O'Sullivan, U.S. Patent No. 4,972,457 are at issue. To assist resolving these issues the attached Declaration, prepared by an expert in computer science and computer architecture, is submitted for inclusion in the record.

The Applicants submit that this affidavit is necessary to resolve the issues before the Board and request that this Declaration Under 37 C.F.R. § 1.132 be formally admitted into the record of the aforementioned application.

Date: 11 October 2006


Michael Martensen, Reg. No. 46,901
HOGAN & HARTSON LLP
One Tabor Center
1200 17th Street, Suite 1500
Denver, Colorado 80202
(719) 448-5909 Tel
(303) 899-7333 Fax

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES**

In re Application of:
Jon M. Huppenthal, Thomas R. Seeman, Lee A. Burton

Serial No.: 09/932,330

Filed: August 17, 2001

For: **SWITCH/NETWORK ADAPTER PORT FOR
CLUSTERED COMPUTERS EMPLOYING A
CHAIN OF MULTI-ADAPTIVE
PROCESSORS IN A DUAL IN-LINE
MEMORY MODULE FORMAT**

Confirmation No. 4801

Art Unit: 2182

Examiner: Sorrell, Eron J.

Customer No. 25235

Docket No. SRC012

DECLARATION OF EVIDENCE UNDER 37 C.F.R. § 1.132

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

1. This Declaration of Evidence is being submitted under 37 C.F.R. § 1.132 to present expert analysis and opinion with respect to the likelihood of success of creating the claimed invention based on the combination of prior art as asserted by the Examiner.
2. I, Wim Bohm, am a Professor of Computer Science at the University of Colorado, Colorado State University campus. I received my PhD in computer science from the University of Utrecht in 1990. I reside at
200 S. Grant Av.
Fort Collins, Co 80521
My CV is attached to this affidavit.
3. I affirm and declare that I have been retained by SRC Computers, Inc. to conduct this analysis and present this opinion, for which I am being compensated regardless of whether my opinion is consistent or inconsistent with the position of the Appellants.
4. I affirm and declare that I have reviewed and analyzed the Examiner's final rejection of U.S. Patent Application Serial No. 09/932,330. I have also reviewed and analyzed the art cited

by the Examiner, namely U.S. Patent No. 6,052,134 by Foster ("Foster") and U.S. Patent No. 4,972,457 by O'Sullivan ("O'Sullivan") in their entirety.

5. I affirm and declare that I have reviewed and analyzed application 09/932,330. In doing so I have identified claims 1, 13 and 25 as the subject of the pending appeal. I declare that my analysis and opinion is based on the computer system described in pending claims 1, 13, and 25 including, but not limited to

1. A computer system comprising:
 - at least one processor;
 - a controller for coupling said at least one processor to a peripheral bus control block and a memory module bus;
 - at least one peripheral bus slot coupled to said peripheral bus control block by a peripheral bus;
 - at least one memory module slot coupled to said memory module bus;
 - and
 - a processor element associated with said at least one memory module slot for providing a direct data connection between an external device coupled thereto and the memory module slot enabling data exchange directly between the external device and the memory module bus.

6. Based on the evidence I have reviewed, it is my expert opinion that it would not be reasonable to expect one skilled in the art, at the time of the Appellants' invention, to be successful in creating the claimed invention by combining the teachings of Foster and O'Sullivan.

7. The computer interface (78) described in O'Sullivan in Column 8, lines 24-30 appears to be a standard serial port interface. One skilled in the art at the time of the Appellants' invention would understand these interfaces to have a Universal Asynchronous Receiver and Transmitter ("UART") as the interface chip. At the time of the Appellants' invention the most common type of UART is the RS-232 protocol. (*Notice that this is an asynchronous, serial interface to an external device.)

8. The RS-232 protocol, which is consistent with the computer interface (78) described in O'Sullivan, was at the time of the Appellants' invention, and remains today, the standard modem

installed in substantially all personal computers (“PCs”). While modems are typically no longer an external component, as is described in O’Sullivan as the hybrid communications control unit, they still use a UART on the main board of the computer.

9. At the time of the Appellants’ invention, one skilled in the art would understand that serial or UART based interfaces exist in the Input/Output (“I/O”) space of a PC. This space is separate and distinct from the memory space of the PC. The I/O space is used by asynchronous devices associated with the system such as disk drives and modems. Protocols used by such I/O devices are designed to allow the device to interrupt the processor when data or other important events need to be dealt with, thus allowing asynchronous behavior.

10. At the time of the Appellants’ invention, one skilled in the art would also understand that in contrast to the I/O space, the memory subsystem of the PC is structured to provide a storage area to the processor that can be accessed very quickly. Thus the protocols used in the memory subsystem are such that the processor/ memory controller is the only device that can issue commands on the memory bus. These commands are very limited typically encompassing only read and write instructions. (*Notice that this is a parallel synchronous interface to an internal storage device.) Thus, one skilled in the art at the time of the Appellants’ invention would understand protocols associated with a memory bus or memory expansion slot to be incompatible for use by I/O devices.

11. After careful analysis and consideration of the facts presented to me, my understanding of the invention claimed by the Appellants, in consideration of the art described in Foster and O’Sullivan, and based on my experience and education in the fields of computers science and computing architecture, it is my expert opinion that if one was to take the control unit device, the hybrid communications control unit as described by O’Sullivan, and place it in a memory slot as suggested by the Examiner, one of reasonable skill in the art at the time of the Appellants’ invention would not reasonably expect the device or system to function as claimed by the Appellants so as to enable direct data exchange between an external device and the memory bus.


12. To provide a direct data exchange between an external device and the memory bus, as claimed by the Appellants, the O’Sullivan hybrid communication control unit would need to mimic a memory component in the memory bus environment. Memory components provide or receive data from the memory controller when requested. A memory component has no protocol

to asynchronously signal the memory controller that it has data to pass on to the processor. An asynchronous event, as would be consistent with the hybrid communications control unit described in O'Sullivan, would be completely foreign and unrecognizable on the memory bus. Based on these well known restrictions, all of which would be known to one skilled in the art at the time of the Appellants' invention, one skilled in the art would not expect the O'Sullivan device to function so as to enable direct data exchange between an external device and the memory bus.

13. It is also my opinion that one skilled in the art at the time of the Appellants' invention would also not expect the hybrid communication control unit of O'Sullivan to function as described in O'Sullivan when placed in the memory slot. Not only would the hybrid communications control unit fail to enable direct data exchange between an external device and the memory bus, if installed in a memory module slot, it would not be able to act as a communications link between the control bus and any external communications device. From my review and analysis of Foster and O'Sullivan, there does not appear to be any insight or suggestion as to how to proceed to overcome these restrictions.

14. I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements are made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

Date: October 10, 2006


Wim Bonm

\\100 - 000404/000013 - 84977 v1

CURRICULUM VITAE A.P.W. BÖHM

Personal Information

Name	Anton Pedro Willem Böhm
Birth	July 4, 1948, Rotterdam, Holland
Nationality	Dutch
Marital Status	Married, 1993
Visa Status	Permanent Resident Alien

Qualifications

1984	PhD, University of Utrecht
1974	MSc Mathematics and Computer Science, Technical University Delft

Awards

2004-2005	CSU College of Natural Science Excellence in Undergraduate Teaching Award
-----------	---

Employment

1996 ..	Professor, Computer Science Department, Colorado State University
1990-1996	Associate Professor, Computer Science Department, Colorado State University
1986-1990	Lecturer Computer Science, University of Manchester
1984-1986	Research Fellow, University of Manchester
1978-1984	Research Assistant and Lecturer, University of Utrecht
1974-1978	Research Assistant, Mathematical Centre Amsterdam
1968-1970	Part time Systems Analyst, Unilever Rotterdam
1967-1968	IBM 360 Systems Programmer, Unilever Rotterdam

Current Research Interests

Design and implementation of a programming languages for fine grain parallel systems, in particular Reconfigurable Computing Systems.

Design of fine-grain-parallel algorithms for image processing, numerical and search applications.

Past Research Activities

Colorado State University. Design and efficient implementation of a strict, functional programming language. Design of parallel functional algorithms.

University of Manchester. Efficient Dataflow Code Generation for SISAL. Parallel simulation of parallel architectures. Distribution of work and data on a multi-processor multi-store dataflow machine.

University of Utrecht. Dataflow analysis. Dataflow computation. Non-determinism. Parallel Algorithms and their complexity.

Mathematical Centre Amsterdam. Portable Compilers for Algol68.

CONTRACTS and GRANTS

S. V. Rajopadhye, A.P.W. Böhm *High Level Programming for High Performance Embedded Computing Systems*, National Science Foundation, *Bringing Research Results into the Undergraduate Curriculum* program, Contract Id: 0306124, \$ 629,926, 2003-2005.

A.P.W. Böhm, *Processing Modernization IRAD*, TRW, \$ 25,000, 2002-2003.

W.A. Najjar, A.P.W. Böhm, J.R. Beveridge, B. Draper (CSU); A.C. Moorman, P.Humphrey, D.M. Cates (KRI) *Optimized Compilation of Visual Programs for Image Processing on Adaptive Computing Systems*, ARPA Contract, total cost to the agency: \$ 1,727,359, 1998 - 2001.

J.L. Gaudiot (USC), J. Feo (LLNL), W.A. Najjar, A.P.W. Böhm *An Evaluation of High-Performance Functional Computing*, ARPA Contract PO # 691964, total cost to the agency: \$ 1,159,982, 1995-1997.

A.P.W. Böhm, W.A. Najjar, *A Quantitative Approach to Hybrid von Neumann - Dataflow Architectures*, National Science Foundation (ref. MIP-9113268), \$ 240,122, 1991-1995.

J.R. Beveridge, A.P.W. Böhm, et.al. *Multiprocessor and Sensor hardware for Vision, Learning, Planning and Parallel Processing Research*, NSF CISE Instrumentation Grant no CDA-9422007, \$ 59,144, 1995.

A.P.W. Böhm, *MIT Visiting Scientist*, January 1, 1996 to May 31, 1996, \$ 17,500, 1996.

A.P.W. Böhm, D. Garza-Salazar *Array Analysis for Sisal*, DOE, Lawrence Livermore National Laboratory, Subcontract B282313, \$ 38,304, 1994-1995.

A.P.W. Böhm, *Numerical Algorithms on Multithreaded Architectures*, ARPA Donation of a Motorola Monsoon Machine. Estimated value \$ 80,000, March 1993.

A.P.W. Böhm, M. D. Haines, *The Visa Runtime System Project*, DOE, Sandia National Laboratory, \$ 17,750, 1992-1993.

A.P.W. Böhm, *Numerical Algorithms for Dataflow Computing*, Los Alamos National Laboratory, \$ 9,500, July 1992.

A.P.W. Böhm, *Numerical Algorithms for Dataflow Computing*, YCM002 Motorola Inc., \$ 42,707, 1992-1993.

A.P.W. Böhm, M. D. Haines, *Multithreaded C Project*, DOE, Sandia National Laboratory, \$ 13,220, 1991-1992.

A.P.W. Böhm, *Language Issues in Variable Granularity*, DOE, Sandia National Laboratory, \$ 25,000, 1990-1991.

A.P.W. Böhm, *The Realities of Functional Programming for High Speed Dataflow Computing*, Los Alamos National Laboratory, \$ 18,000, 1990-1991.

A.P.W. Böhm, J.R. Gurd, *Mapping Problem Classes onto Parallel Computing Systems*, Science and Engineering Research Council (ref. GR F 04292), £145,704, 1989 -1991.

J.R. Gurd, C.C. Kirkham, A.P.W. Böhm, *Assessment and Enhancement of a Dataflow Single-assignment Computing Environment*, Alvey Directorate / Science and Engineering Research Council (ref. GR D 40890 IKBS 069(u)), £182,888, 1986-1989.

PUBLICATIONS

JOURNAL PAPERS

B. Draper, R. Beveridge, W. Böhm, C. Ross, and M. Chawathe. Accelerated Image Processing on FPGAs, *IEEE Transactions on Image Processing*, Vol. 12, December 2003.

G. Venkataramani, W. Najjar, F. Kurdahi, N. Bagherzadeh, W. Böhm and J. Hammes. Automatic Compilation to a Coarse-grained Reconfigurable System-on-Chip. *ACM Transactions on Embedded Computing Systems*, 2003.

W. Najjar, W. Böhm, B. Draper, J. Hammes, R. Rinker, R. Beveridge, M. Chawathe and C. Ross. High-Level Language Abstraction for Reconfigurable Computing, *IEEE Computer Journal*, August 2003, pp63-69.

W. Böhm, R. Beveridge, B. Draper, C. Ross. and M. Chawathe. SA-C: Single Assignment C. High-level, high-speed FPGA programming. *Dr. Dobbs Journal*, pp 60-64. May 2003. (*invited article*)

W. Böhm, J. Hammes, B. Draper, M. Chawathe, C. Ross, R. Rinker, and W. Najjar. Mapping a Single Assignment Programming Language to Reconfigurable Systems *Supercomputing*, 21:117-130, 2002.

L. Roh, B. Shankar, W. Böhm, W. Najjar, Resource Management in Dataflow-Based Multithreaded Execution. *Journal of Parallel and Distributed Computing*, no 61, pp 581-608, 2001.

R. Rinker, M. Carter, A. Patel, M. Chawathe, C. Ross, J. Hammes, W. Najjar, W. Böhm, An Automated Process for Compiling Dataflow Graphs into Reconfigurable Hardware, *IEEE Transactions on VLSI Systems*, Vol 9, No 1, pp 130-139, 2001.

A.P.W. Böhm, J. Hammes, S. Sur, On the performance of pure and impure parallel functional programs, *Parallel Computing Journal*, Vol. 25, no 13-14, pp 1723-1740, 1999.

J. Hammes, S. Sur, A.P.W. Böhm, On the Effectiveness of Functional Language Features: NAS benchmark FT, *Journal of Functional Programming*, Volume 7, Part 1, 1997.

A.P.W. Böhm, R.E. Hiromoto, Functional Implementations of the Jacobi Eigen-Solver, *The Journal of Scientific Programming*, Vol. 5, pp. 111-120, 1996.

A. Najjar, L. Roh, B. Shankar and A.P.W. Böhm, Generation, Optimization and Evaluation of Multithreaded Code, *Journal of Parallel and Distributed Computing* 32, pp. 188-204, 1996.

J. Hammes, O. Lubeck, and A.P.W. Böhm, Comparing Id and Haskell in a Monte Carlo Photon Transport Code, *Journal of Functional Programming*, Vol. 5, Part 3, pp 283-316, 1995.

W.M. Miller, W. A. Najjar, and A.P.W. Böhm, Exploiting Data Structure Locality in the Dataflow Model, *Journal of Parallel and Distributed Computing*, Vol 27, No 2, pp 183-200, 1995.

W. A. Najjar, L. Roh, and A.P.W. Böhm, *An Evaluation of Medium-Grain Dataflow Code*, *International Journal of Parallel Programming (IJPP)*, Vol 22, No 3, pp 209-241, 1994.

A.P.W. Böhm, R.R. Oldehoeft, *Two Issues in Parallel Language Design*, *Transactions on Programming Languages and Systems*, Vol 16, No 6, pp 1675 -1683, 1994.

M.D Haines, A.P.W. Böhm, *On the Design of Distributed Memory SISAL*, *Journal of Programming Language Design and Implementation*, No 1 (1993) pp 209-240, 1993.

A.P.W. Böhm, R.E. Hiromoto, *The Dataflow Time and Space Complexity of Fast Fourier Transforms* *Journal of Parallel and Distributed Computing*, Vol 18, No 3, pp 301-313, 1993.

W. A. Najjar, A.P.W. Böhm. and W.M. Miller, *A Quantitative Analysis of Dataflow Program Execution - Preliminaries to a Hybrid Design*, *Journal of Parallel and Distributed Computing*, Vol 18, No 3, pp 314-326, 1993.

A.P.W. Böhm, J.R. Gurd, *Iterative Instructions in the Manchester Dataflow Computer*, *IEEE Transactions on Parallel and Distributed Systems*, Vol. 1, No 2, pp. 129-139, 1990.

A.P.W. Böhm, J. Sargeant, *Code Optimisation for Tagged Token Dataflow Machines*, *IEEE Transactions on Computers*, Vol 38, No 1, pp. 4-14. 1989.

A.P.W. Böhm, J.R. Gurd, *Impliciet Parallelsme : SISAL en de Manchester Dataflow Machine*, (in Dutch) Informatie, North Holland, pp. 332-341, 1988.

J.R. Gurd, A.P.W. Böhm and Y.M. Teo, *Performance Issues in Dataflow Machines*, Future Generation Computer Systems, 3, pp. 285-29, 1987.

A. de Bruin, A.P.W. Böhm, *The Denotational Semantics of Dynamic Networks of Processes*, ACM Transactions on Programming Languages and Systems, Vol 7, No 4, pp. 656-679, 1985.

A.S. Tanenbaum, P. Klint, A.P.W. Böhm, *Guidelines for Software Portability*, Software - Practice and Experience, Vol 8, pp. 681-698, 1978.

BOOK, BOOK CHAPTERS

A.P.W. Böhm, J. Hammes, Memory Performance of Dataflow Programs, In Research Directions in Parallel Functional Programming, Springer, pp 247-266, 1999.

J-L. Gaudiot, W. Böhm, et. al., *The Sisal Project: Real World Functional Programming*, IN: Languages, Compilation Techniques and Run Time Systems for Scalable Parallel Systems, Recent Advances and Future Perspectives. Springer Verlag, Lecture Notes in Computer Science Series.

D. Whitley, V.S. Gordon, and A.P.W. Böhm, Knapsack Problems, In T. Back et al. *Handbook of Evolutionary Computation*, Oxford Press, 1996.

A.P.W. Böhm, R.E. Hiromoto, The Dataflow Complexity of Fast Fourier Transforms, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 393-404, IEEE CS Press, 1995.

M.D Haines, A.P.W. Böhm, Thread Management in a Distributed Memory Implementation of Sisal, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 291-306, IEEE CS Press, 1995

W. A. Najjar, A.P.W. Böhm, and W.M. Miller, Locality and Latency in Hybrid Dataflow, In L.Bic, G.R. Gao, and J.L. Gaudiot, *Advanced Topics in Dataflow Computing and Multithreading*, pp 417-434, IEEE CS Press, 1995.

W. A. Najjar, A.P.W. Böhm, and W.M. Miller, *Exploiting Locality in hybrid Dataflow Programs*, in B. Iannucci "Multithreading: A Summary of the State of the Art", Kluwer 1994.

A.P.W. Böhm, K. Hiraki, et. al., *Report of the dataflow working group at the 1991 Santa Fe Parallel Computer Systems Software Tools Workshop* in M. L. Simmons Parallel Computer Systems Software, ACM Press, Frontier Series, 1992.

A.P.W. Böhm, *Instrumenting Dataflow Systems* in Simmons et. al., *Instrumentation of parallel computer systems II. 1990*, 1990.

G.K. Egan, N.J. Webb, A.P.W. Böhm, *Some Architectural Features of the CSIRAC II Dataflow Computer*, in J.L. Gaudiot and L. Bic, *Advanced Topics in Data-Flow Computing*, Prentice Hall, 1990.

Y.M. Teo, A.P.W. Böhm, *Resource Management in Dataflow Computers with Iterative Instructions*, in J.L. Gaudiot and L. Bic, *Advanced Topics in Data-Flow Computing*, Prentice Hall, 1990.

A.P.W. Böhm, J.R. Gurd, M.C. Kallstrom, *Monitoring Experimental Parallel Machines*, in: M.L. Simmons and I. Y. Bucher (eds) *Instrumentation of Future Parallel Systems*, Addison Wesley, 1988.

J.R. Gurd and A.P.W. Böhm, *Implicit Parallel Processing: SISAL on the Manchester Dataflow Computer*, in: G. Paul and G.S. Almasi (eds), *Parallel Systems and Computation*. North Holland Publishing Company, 1988, pp. 179-204.

A.P.W. Böhm, J.R. Gurd, C. C. Kirkham, *The Manchester Dataflow Computing System*, in: J. Dongarra (ed). *Experimental Parallel Computing Architectures*. North Holland, 1987.

J.R. Gurd, P.M.M.C Barahona, A.P.W. Böhm, C.C. Kirkham, A.I. Parker, J. Sargeant and I. Watson. *Fine-Grain Parallel Computing: The Dataflow Approach*. Lecture Notes in Computer Science. 272. 1987.

A.P.W. Böhm, *Dataflow Computation*, CWI Tract 6, Centre for Mathematics and Computer Science, 1984.

CONFERENCE PAPERS and POSTERS

Wim Böhm, Steve Heistand, David Caliga and Jeff Hammes, *A Software Methodology for Real Time Target RTecognition*, MIT-LL Symposium on High Performance Embedded Computing (HPEC05), Lincoln Labs MIT, 2005.

Wim Böhm, *High Performance Computing on the FPGA based SRC-6*. Los Alamos Computer Science Institute (LACSI) Symposium, invited presentation and abstract, Santa Fe, 2004.

Wim Böhm and Jeff Hammes, *A Transformational Approach to High Performance Embedded Computing*, MIT-LL Symposium on High Performance Embedded Computing, Lincoln Labs MIT, 2004.

Charlie Ross and Wim Böhm, *Bringing Reconfigurable Computing and Embedded Systems into the Computer Science Curriculum*, Reconfig04 EDUCATION TRACK, Colima, Mexico, 2004. QUALITY PAPER AWARD.

Charlie Ross and Wim Böhm, *An Embedded Systems Course for the Computer Science Curriculum*, invited poster and demo. American Society of Engineering Education ASEE 04, Salt Lake City, July 2004.

Charlie Ross and Wim Böhm, *Using FIFOs in Hardware-Software Co-design for FPGA Based Embedded Systems*, IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM04), 2004.

B. Draper, R. Beveridge, W. Böhm, C. Ross and M. Chawathe. *Implementing Image Applications on FPGAs*, International Conference on Pattern Recognition, Quebec City, 2002.

W. Böhm, R. Beveridge, B. Draper, C. Ross, M. Chawathe, and W. Najjar. *Compiling ATR Probing Codes for Execution on FPGA Hardware*, IEEE Symposium on Field-programmable Custom Computing Machines, Napa Valley, CA, 2002.

J. Hammes, A.P.W. Böhm, C. Ross, M. Chawathe, B. Draper and W. Najjar. *High Performance Image Processing on FPGAs*, Los Alamos Computer Science Institute Symposium, Santa Fe, NM, 2001.

B. Draper, W. Böhm, J. Hammes, W. Najjar, R. Beveridge, C. Ross, M. Chawathe, M. Desai, J. Bins. *Compiling SA-C Programs to FPGAs: Performance Results*, International Conference on Vision Systems, Vancouver, 2001, pp. 220-235, Springer-Verlag

J. Hammes, W. Böhm, C. Ross, M. Chawathe, B. Draper, R. Rinker, W. Najjar, *Loop Fusion and Temporal Common Subexpression Elimination in Window-based Loops*, Reconfigurable Array Workshop, IPDPS 2001.

W. Böhm, B. Draper, W. Najjar, J. Hammes, R. Rinker, M. Chawathe, C. Ross, *One-step Compilation of Image Processing Applications to FPGAs*, IEEE Symposium on Field-Programmable Custom Computing Machines, 2001.

B. Draper, W. Najjar, W. Böhm, R. Rinker, C. Ross, M. Chawathe, J. Bins, *Compiling and Optimizing Image Processing Applications for FPGAs*, IEEE Workshop on Computer Architectures for Machine Perception (CAMP), Padova, 2000, IEEE CS Press.

J. Hammes, R. Rinker, W. Böhm, W. Najjar, B. Draper, *A High Level. Algorithmic Programming Language and Compiler for Reconfigurable Systems*, International Workshop on Engineering of Reconfigurable Hardware/Software Objects, PDPTA 2000, pp 135-141.

R. Rinker, J. Hammes, W. Najjar, W. Böhm, B. Draper. *Compiling Image Processing Applications to Reconfigurable Hardware*, International Conference on Application-Specific Systems, Architectures, and Processors, Boston, 2000, IEEE CS Press, pp 56-65.

J. Hammes, B. Rinker, A.P.W. Böhm, W. Najjar *Compiling a High-level Language to Reconfigurable Systems*, CASES99, 1999.

J. Hammes, B. Rinker, A.P.W. Böhm, W. Najjar, B. Draper and R. Beveridge *Cameron: High Level Language Compilation for Reconfigurable Systems*. PACT99, 1999, pp 236-244.

A.P.W. Böhm and J. Hammes, *On the Memory Performance of Pure and Impure, Strict and Non-Strict Functional Programs*, PARCO99, Delft, 1999.

J. Bins, B. Draper, A.P.W. Böhm and W. Najjar, *Precision vs. Error in JPEG Compression*. SPIE44 Signal and Information Processing Session. Denver 1999.

- J. Hammes, B. Draper and A.P.W. Böhm, *Sassy: A Language and Optimizing Compiler for Image Processing on Reconfigurable Computing Systems*, International Conference on Computer Vision Systems, ICVS99, Las Palmas, Gran Canaria, Spain, 1999.
- W. Najjar, B. Draper, A.P.W. Böhm and R. Beveridge, *The Cameron Project: High-level Programming of Image Processing Applications on Reconfigurable Computing Machines*, PACT 98 Workshop on Reconfigurable Computing, Paris, 1998.
- J. Hammes and A.P.W. Böhm, *Towards a Time and Space Efficient Functional Implementation of a Monte Carlo Photon Transport Code*, Proc. PACT'97, pp 286-294, 1997.
- J. Hammes and A.P.W. Böhm, *On the Performance of Functional Programming Languages on Realistic Benchmarks*, Proc. PDPTA'97, p296-304, 1997.
- D. A. Garza, A.P.W. Böhm, *D-OSC: A Sisal Compiler for Distributed Memory Machines*, Proc. Int. Parallel Computation and Scheduling Conference (PCS97), 1997.
- J.-L. Gaudiot, W. Böhm, T. DeBoni, J. Feo, P. Miller, and W. Najjar, *The Sisal model of functional programming and its implementation*, Proceedings of the Second Aizu International Symposium on Parallel Algorithms/Architectures Synthesis (pAs '97), (Invited Non-refereed paper), Aizu-Wakamatsu, Japan, 1997.
- D. A. Garza, A.P.W. Böhm, *Reducing Communication by Honoring Multiple Alignments*, Proc. ICS'95, pp 87-96, Barcelona, 1995.
- B. Shankar, A.P.W. Böhm, L. Roh, W.A. Najjar, *Control of Parallelism in Multithreading Code*, Proc. PACT'95, pp 131-139, Cyprus, 1995.
- J. Dennis, S. Aditya, W. Böhm, C. Kirkham, J. McGraw *Nondeterminacy in Functional Programming: an essential feature or a Programmer's Nightmare*, non-refereed position paper, HPFC95, Denver, CO, LLNL CONF-9504126, pp 235-238, 1995.
- S. Sur, A.P.W. Böhm, *NAS Parallel Benchmark Integer Sort (IS) Performance on Monsoon*, HPFC95, Denver, CO, LLNL CONF-9504126, pp 25-34, 1995.
- A.P.W. Böhm, R.E. Hiromoto, *Functional Implementations of the Jacobi Eigen-Solver*, HPFC95, Denver, CO, LLNL CONF-9504126, pp 63-72, 1995.
- D. A. Garza, A.P.W. Böhm, *Uniqueness and Completeness Analysis of Array Comprehensions*, Proc of First International Static Analysis Symposium, SAS94, Namur, Belgium, Springer LNCS 864, 1994, pp 193-207.
- S. Sur, A.P.W. Böhm, *Analysis of Non-Strict Functional Implementations of the Dongarra-Sorensen Eigen-solver*, Proc. ICS94, pp 412-418, Manchester, UK, 1994.
- S. Sur, A.P.W. Böhm, *Functional, I-Structure, and M-Structure Implementations of NAS Benchmark FT*, Proc. PACT94, pp 47-56, Montreal, Canada, 1994.
- W.A. Najjar, B. Shankar, L. Roh, A.P.W. Böhm, *An Evaluation of Optimized Threaded Code Generation*, Proc. PACT94, pp 37-46, Montreal, Canada, 1994.
- V.S. Gordon, A.P.W. Böhm, D. Whitley, *A Note on the Performance of Genetic Algorithms on Zero-One Knapsack Problems*, Proc. ACM Symposium on Applied Computing 1994 (SAC'94), 1994.
- A.P.W. Böhm, W.A. Najjar, B. Shankar, L. Roh, *An Evaluation of Bottom-Up and Top-Down Thread Generation Techniques*, Proc. Micro 26, International Symposium on Micro Architecture, Austin Texas, 1993.
- M.D Haines, A.P.W. Böhm, *An Evaluation of Software Multithreading in a Conventional Distributed Memory Multiprocessor*, IEEE Symposium on Parallel and Distributed Processing, Dallas Texas, 1993.
- M.D Haines, A.P.W. Böhm, *A virtual Shared Addressing System for Distributed Memory Sisal*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.
- W.M. Miller, W.A. Najjar, A.P.W. Böhm, *Compilation of Sisal for a high-performance data-driven vector processor*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.
- B. Shankar, A.P.W. Böhm, W.A. Najjar, *Top-down Thread Generation for Sisal*, Non-refereed paper in SISAL'93 Workshop, LLNL CONF-9310206, 1993.

- A.P.W. Böhm and W.A. Najjar, B. Shankar, L. Roh, *An Evaluation of Coarse Grain Dataflow Code Generation Strategies*, Proc. Conf. on Massively Parallel Programming Models, Berlin, 1993.
- L. Roh, W.A. Najjar, A.P.W. Böhm, *Code Generation and Quantitative Evaluation of Dataflow Clusters*, Proc. FPCA'93, Copenhagen, Denmark, 1993.
- M. D. Haines, A.P.W. Böhm, *Task Management, Virtual Shared Memory, and Multithreading in a Distributed Memory Implementation of Sisal*, Proceedings PARLE 93, Munich, Germany, June 1993.
- W. Najjar, Lucas Roh, A.P.W. Böhm, *The Initial Performance of a Bottom-Up Clustering Algorithm for Dataflow Graphs*, Proc. of the 1993 WG10.3 working conference on medium and fine grain parallelism.
- A.P.W. Böhm, J.C. Browne, K. Kennedy et. al., *Politically Incorrect Languages for Supercomputing - a Panel Discussion*, Non-refereed position paper, Proc. of the 1992 Supercomputing conference, Minneapolis, 1992.
- R.R. Oldehoeft, A.P.W. Böhm, G.M. Papadopoulos, A.T. Dahbura, *Mimisymposium: Multithreaded Computer Systems*, Non-refereed position paper, Proc. of the 1992 Supercomputing conference, Minneapolis November 16-20 1992, pp 772-775.
- A.P.W. Böhm, G.K. Egan, *Five ways to fill your knapsack*, Second Sisal Workshop, Non-refereed contribution, St. Diego, 1992.
- V. S. Gordon, D. Whitley, A.P.W. Böhm, *Dataflow parallelism in genetic algorithms*, Proc. 2nd Conf. on Parallel Problem Solving from Nature, Brussels, 1992.
- W.N. Najjar, W.M. Miller, A.P.W. Böhm, *An Analysis of Loop Latency in Dataflow Execution*, Proc. 19th ISCA 92, Gold Coast Australia, 1992, pp 352-361.
- M.D. Haines, A.P.W. Böhm, *Towards a Distributed Memory Implementation of Sisal* Proc. "Scalable High Performance Computing Conference", April 1992, pp 385-392
- W.M. Miller, W.N. Najjar, A.P.W. Böhm, *A Quantitative Analysis of Locality in Dataflow Programs*, Proceedings of the 24th Int. Symp. on Microarchitecture (MICRO-24), Albuquerque, NM, 1991.
- A.P.W. Böhm, R.E. Hiromoto, *Developing Dataflow Algorithms*, Proceedings of the 13th World Congress on Computation and Applied Mathematics, Dublin, 1991.
- A.P.W. Böhm, J.R. Gurd, Y.M. Teo, *The Effect of Iterative Instructions in Dataflow Computers*, Proceedings of the International Conference on Parallel Processing, 1989.
- Y.M. Teo, A.P.W. Böhm, *Simulation Techniques in the design of a Multi-Ring Dataflow Computer*, Proceedings of the Twentieth Annual Pittsburgh Conference on Modelling and Simulation, School of Engineering, University of Pittsburgh, 1989.
- A.P.W. Böhm, M.C. Kallstrom, A.G. Neto, *A Dataflow Simulator implemented on a Transputer Network*, 2nd Brazilian Symposium on Computer Architecture, Brazilian Computer Society, 1988.
- A.P.W. Böhm, Y.M. Teo, *Resource Management in a Multi-Ring Dataflow Machine*, CONPAR88, 1988.
- J.R. Gurd, A.P.W. Böhm, M.C. Kallstrom, *Monitoring and Debugging Parallel Programs on Message-Passing Multiprocessors*, IFIP WG2.5 Working Conference Aspects of Computation on Asynchronous parallel Processors (preprint), Stanford University, Stanford California, pp 117-135, 1988.
- T. Shinada, A.P.W. Böhm, S. Sekiguchi, K. Hiraki, *A Control Mechanism of Concurrent Execution on a dataflow computer Sigma-1*, (in Japanese), Spring Conference of the Japanese Information Processing Society, pp 6B5.1-6B5.2, 1988.
- A.P.W. Böhm and J.R. Gurd, *Tools for Performance Evaluation of Parallel Machines*, Lecture Notes in Computer Science, 297, 1988, pp. 212-228.
- M.C. Kallstrom, A.P.W. Böhm and A. Garcia-Neto, *ParSiFlow: A Dataflow Simulator on a Transputer Network*, Proceedings Alvey Technical Conference, 1988, pp. 258-263.
- A.P.W. Böhm, *Levels of Abstraction in a SISAL/Dataflow Programming Environment*, Proceedings of the 1987 International Seminar on Parallel Processing and Supercomputing, Antwerp, 1987.

A.P.W. Böhm, *An experimental Programming environment for SISAL*, Proceedings of the 1987 IEE conference *Current Trends in Highly Parallel Processing Systems*, 1987.

A.P.W. Böhm, J. Sargeant, *Efficient Dataflow Code Generation for SISAL*, Proc. Int. Conf. on Parallel Computing, Berlin, 1985.

A.P.W. Böhm, J.R. Gurd, J. Sargeant, *Hardware and Software Enhancement of the Manchester Dataflow Machine*, Proc. IEEE Spring Computer Conference, pp 420-423, 1985.

A.P.W. Böhm, *Dataflow Nets*, in A.P.W. Böhm, A. Veen (eds), *Symposium Dataflow Computing: New Developments in Supercomputer Architecture*, pp 3-21, Utrecht, The Netherlands, 1983.

A.P.W. Böhm, J. van Leeuwen, *Fundamental Theorems in Dataflow Computing*, in Lutz Preis (ed) *Report on the first GTI-workshop*, pp 243-265, University of Paderborn, Germany, 1983.

STATEMENT ON RESEARCH

My approach in research is to combine the study of fundamental issues with practical applications of these. An important fundamental research area is that of machine independent, implicitly parallel programming languages. Some functional or single assignment languages are designed to this goal. These languages have very nice theoretical properties, but it is important to study their efficient implementation and performance, or lack thereof, in order to point out ways to improve them. My current research is in the design of SA-C, a single assignment C language, and its implementation on Reconfigurable Computing Systems. These systems are currently programmed in hardware design languages such as Verilog or VHDL. The aim of my research is to bring the level of abstraction of programming reconfigurable hardware up to that of algorithmic languages and understanding how much, if any, efficiency has been sacrificed. Here are the software projects I have been involved with:

Image Processing on Reconfigurable Systems. For this project I have designed, and our team has implemented SA-C: a high level Image Processing oriented programming language, which is compiled into the configuration codes of (FPGA based) Reconfigurable Systems. We use dataflow code as intermediate form, and have designed a simple abstract machine model for the reconfigurable hardware. The project had four Principle Investigators: two in Image Processing, one in Programming Language and compilers, and one in system architecture. Also, industry (Khoral Research) is involved to incorporate our system into Khoros, an industry strength programming environment / graphical user interface. The CSU group consisted of twelve people. I managed the compilation and run-time group and was the PI in the last two years of the project.

Functional Numerical Kernels and Applications. With two PhD students I wrote numerical codes, such as FFTs, and Eigensolvers, and Monte Carlo Particle Transport Codes. in a variety of functional programming languages (Id, Haskell, Sisal) to assess their efficiency and expressiveness.

Sisal on Parallel Machines. With two PhD students I designed and implemented a Sisal to shared memory compiler, and a distributed memory compiler.

Fine Grain Multithreaded Code Sisal Compiler. With a group of PhD and MSc students we transformed the Sisal to Manchester dataflow compiler to generate machine independent fine grain multithreaded code.

Multi Processor Dataflow Machine Simulator. From 1987 to 1989 I lead a group of MSc and PhD students at Manchester University to build a multiprocessor dataflow machine simulator.

Sisal to Dataflow Compiler. From 1984 to 1986 I worked at The Manchester University on the design and implementation of the Sisal functional language compiler for the Manchester Dataflow Machine.

Dynamic Networks of Processes. In 1983 I designed and implemented a programming language based on Kahn's simple language for parallelism. A DNP program is a dynamically growing and shrinking network of processes.

Algol 68 Compiler. From 1974 to 1978 I worked in the Algol 68 compiler group at the Mathematical Center (now CWI) in Amsterdam.

SUPERVISION OF RESEARCH STUDENTS

Colorado State University

Masters *A graphical Animation tool for Sisal Programs*, 1990 Khalid Aziz. *The dataflow complexity of algorithms with irregular parallelism*, 1994 Sree Nivarthi. *Towards an Event Simulation and Verification Tool for testing PBX Call Distributors*, 1994 Jim Porter. *Expressiveness and Efficiency of Array Coding Techniques in C++ and Java*, 1997, Preston Appel. *A Host Run Time System for SA-C*, 1999, Harish Kantamene. *A VHDL Run Time System for Dataflow Execution on Reconfigurable Systems*, 2000, Charlie Ross. *A dataflow graph to VHDL Compiler*, 2000, Monica Chawathe. *SA-C to VHDL Compiler Testing*, 2001, Aparna Shivaswami. *Design and Software Implementation of the SA-C Abstract Hardware Architecture*, 2001, Pankaj Patil. *Scheduling Fixed Point FFT Blocks on FPGAs*, 2001, Pramod Cherukumilli. *Arithmetic Extensions beyond 32 bits in SA-C*, 2001, Mitesh Desai. *Experimental Comparison of Network Performance and Scalability for Windows 2000 and Linux 2.4*, 2001, Alberto Squassabia. *Garbage Elimination in SA-C host code*, 2001, Steve Segreto. *Encryption Algorithms in SA-C*, Madhusudan Kovalmudi, 2003. *A MacroProcessor for the LC-2*, Hari Aiyer, 2004. *Cordic Algorithms in SA-C*, Rama Chitta, 2004. **PhD** *Distributed Runtime Support for Task and Data Management*, 1993, Matt Haines. *The Spectrum of Thread Implementations*, 1995, Bhanu Shankar. *Data Dependence Analysis for Functional Array Construction*, 1995, David Garza. *Expressiveness and Efficiency of Declarative Programming Languages*, 1995, Sumit Sur. *Compiling SA-C (Single Assignment C) to Reconfigurable Computing Systems*, 2000, Jeff Hammes.

Manchester University

Masters *Graphics tools for performance monitoring of parallel programs*, 1989, Heidi Tang. *Mapping Problem Classes onto Parallel Computing Systems*, 1988, Mike O'Boyle. *Performance Analysis of a dataflow machine using a multi-ring simulator*, 1987, Yong Meng Teo. **PhD** *Towards a Heterogeneous Dataflow Cluster*, 1990, Yong Meng Teo. *Distributed simulation of a parallel architecture*, 1989, Alvaro Neto.

Utrecht University

Masters *A Syntax (keyword grammar) Driven Programming Environment*, 1983, Pum Walters.

Teaching at Colorado State University

CS153 Introduction to Java. CS200: Algorithms and Data structures. CS253: Programming Languages. CS370: System Software. CS453: Introduction to Compiler Construction. CS453: Programming Languages. CS475: Parallel Programming. CS460: Embedded Systems. CS520: Analysis of Algorithms. CS553: Compilation Techniques. CS575 Parallel algorithms. CS581: Type Systems and Lambda Calculus. CS653: Data Dependence Analysis and Parallel Compilation. CS675: Topics in Parallel Algorithms. CS696: Dataflow Computing.

My philosophy is that we need to teach the students a balance between theory and practice and show them the interaction between the two. At CSU I designed and taught courses in Analysis of Algorithms, Compiler Design, Parallel Programming, Fundamentals of Programming Languages, Embedded Systems, as well as introductory courses on programming, data structures, and programming languages, based on this principle. As is evident from my teaching evaluations, the students are very enthusiastic about my teaching style. I ask a lot of them, but give them responsibility and opportunities to be creative.